alex/sots-re
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
sots-re/verify/results/compare
History
alex 7dcc66bc66 lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 
Replace mode was tried live on a turn that actually completes a tech, with a
two-process hooks=off oracle established first on that exact (save, procedure,
route). Verdict: game/sim/research stays compared.

What displaced: all 13 tech-tree leaves the turn moves -- 2 from the pass itself
and 11 from the SetResearched cascade -- produced by our code in live game memory,
with the original's ProcessResearch never executing.

What did not: 16 leaves, every one written by ServerPlayer::OnTechResearched.
Five player tech-effect fields (OutMod, ConMod[0..2], ResTNm), one ObservedTech
element, two event records plus EvNxID, and five derived leaves behind them.

Also: ref-turn2 + one End Turn does NOT complete a tech, so every research oracle
before this one was taken on a quiet turn; and a config that names all 27 registered
hooks off and passes check_shim_configs.py still installs six detours, because the
M0 stub and the FPU module's four sampling detours have no hook. key.
2026-09-09 10:05:48 -04:00
..
.keep.md verify: compare harness (trace format, tracecmp, replay, oracle bridge); board catch-up; sim formula gaps 2026-09-07 17:28:37 -04:00
b2-techfx-compare.json b4 static findings: 22 formula corrections, 3 verified signatures, contract -> 324 entries 2026-09-08 00:57:55 -04:00
b2-techfx-golden.json b4 static findings: 22 formula corrections, 3 verified signatures, contract -> 324 entries 2026-09-08 00:57:55 -04:00
cr-compare.json lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
cr-compare.md lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
cr-replace0.json lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
cr-replace0.md lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
cr-replace1.json lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
cr-replace1.md lane CR: our code ran instead of ProcessResearch on a real completion; the oracle missed by 16 leaves, all of them OnTechResearched's 2026-09-09 10:05:48 -04:00
eventlive-b3-t1-5.json lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
eventlive-b3-t1-5.md lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
eventlive-b3-t1.json lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
eventlive-b3-t1.md lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
eventlive-b3-zuul.json lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
eventlive-b3-zuul.md lane V: live verification of the event-posting model against an advance prediction 2026-09-08 05:59:22 -04:00
l5-budget-boundary.md L5: the money chain's float widths, measured live at a boundary 2026-09-08 17:49:35 -04:00
mf-after.json board: lane C state-checksum landed; fpu_cw experiment queued; event-posting lane 2026-09-08 03:47:21 -04:00
mf-after.md board: lane C state-checksum landed; fpu_cw experiment queued; event-posting lane 2026-09-08 03:47:21 -04:00
mf-before.json board: lane C state-checksum landed; fpu_cw experiment queued; event-posting lane 2026-09-08 03:47:21 -04:00
mf-before.md board: lane C state-checksum landed; fpu_cw experiment queued; event-posting lane 2026-09-08 03:47:21 -04:00
output-ref-turn2.md lane N: the population -> base-output term, read and live-verified 2026-09-08 12:11:52 -04:00
output-zuul-and-ref.md lane N: the population -> base-output term, read and live-verified 2026-09-08 12:11:52 -04:00
recap-b1-compare.json lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-b1-compare.md lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-b3-compare-t1-5.json lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-b3-compare-t1-5.md lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-b3-compare-t1.json lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-b3-compare-t1.md lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-golden-trace.json lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-golden-trace.md lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-misc-compare.json lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
recap-misc-compare.md lane R: golden-trace recapture with guards on the live game 2026-09-08 03:06:43 -04:00
unlock-b3-t1-5.json lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00
unlock-b3-t1-5.md lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00
unlock-b3-t1.json lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00
unlock-b3-t1.md lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00
unlock-b3-zuul.json lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00
unlock-b3-zuul.md lane U: the unlock cascade, implemented and live-verified 2026-09-08 06:57:37 -04:00