alex
|
ee43e96404
|
regenerate address header with b2 offsets
|
2026-09-08 01:19:05 -04:00 |
|
alex
|
4d535028ed
|
b4 static findings: 22 formula corrections, 3 verified signatures, contract -> 324 entries
|
2026-09-08 00:57:55 -04:00 |
|
alex
|
ef3858c2ca
|
regenerate address header
|
2026-09-08 00:29:44 -04:00 |
|
alex
|
8a6c0e8404
|
b3 live: fpu_cw settles x87 (53-bit); correct Q8 - research target is state 3 so it never decays
|
2026-09-08 00:29:44 -04:00 |
|
alex
|
db9b561964
|
b2 static findings: tech effects corrections, full g_TechIdNames dump; contract 176->211
|
2026-09-08 00:01:04 -04:00 |
|
alex
|
3a3e167242
|
b1 corrections: budget out-param is int[22], researchMoneyKept gated on a research target
|
2026-09-07 23:24:58 -04:00 |
|
alex
|
6600382e12
|
b3 static findings: rng draw mapping, NextInt inclusive, float32 odds; address contract +17
|
2026-09-07 23:14:51 -04:00 |
|
alex
|
cea76e2771
|
rng: verify Seed/Twist/NextFloat signatures; lazy twist confirmed; flag x87 float-parity risk
|
2026-09-07 22:28:56 -04:00 |
|
alex
|
de7a2bef04
|
tech effects (196-entry TechId table, OnTechResearched), 8 formula gaps answered, std::string settled
|
2026-09-07 22:05:49 -04:00 |
|
alex
|
b24f13c613
|
addresses: GlobalConst/map layouts + float-scale global (M1 recon)
|
2026-09-07 22:01:49 -04:00 |
|
alex
|
078dbbbcc7
|
loader prototypes M1-M4 + app spine signatures; address contract 80 entries; first-wins parity bug logged
|
2026-09-07 17:45:24 -04:00 |
|
alex
|
2d298b1e98
|
phase 2: address contract + generator, turn-internals filed, M0-M4 rows; sibling repo sots-engine
|
2026-09-07 17:08:40 -04:00 |
|
alex
|
bb01d8e655
|
control-flow: full app/turn spine with addresses; types written into Ghidra; threads cleared for battle-load
|
2026-09-07 15:55:02 -04:00 |
|
alex
|
aa895dcfe6
|
init commit
|
2026-09-07 12:31:56 -04:00 |
|